

Pi 2 Design

CM4AES

**CM4 Digital Audio Carrier
Hardware Reference Manual**

© 2021 PI 2 Design

Table of Contents

1	Warranty.....	3
2	Operating Specifications.....	4
2.1	CM4AES Operating specifications.....	4
3	Overview.....	5
3.1	Introduction.....	5
3.2	Block Diagram.....	5
4	On-Board Devices.....	7
4.1	Overview.....	7
4.2	Compute Module 4.....	7
4.2	USB2504A usb hub.....	7
4.3	WM8804 SPDIF Transmitter.....	8
4.3.1	WM8804 SPDIF Transmitter Notes.....	8
4.4	Dual High Resolution NDK Clocks.....	8
4.5	RS-485 Differential Transmitter.....	8
4.6	I2S Parallel Buffer.....	9
4.7	I2S Differential Driver.....	9
4.8	Audio Data Rate LED's.....	9
5	CM4 Ports and GPIO.....	10
5.1	Overview.....	10
5.2	Compute Module 4 Ports.....	10
5.2.1	CM4 Port Notes.....	10
5.3	Compute Module 4 GPIO.....	11
5.3.1	CM4 GPIO Notes.....	12
6	CM4AES Power.....	13
6.1	Overview.....	13
1.1	Power Control.....	13
1.2	Power Status.....	14
1.3	Power Hold.....	14
7	CM4AES Software.....	15
7.1	Overview.....	15
8	Connector Locations.....	16
8.1	Overview.....	16
8.2	P1 – Expansion I/O Connector.....	17
8.3	P2 – Micro-USB, FACTORY USE ONLY.....	17
8.4	P3 – Console UART, FACTORY USE ONLY.....	18
8.5	P4 – HDMI.....	18
8.6	P5 – DSI.....	18
8.7	P6 – 5V Header, FACTORY USE ONLY.....	18
8.8	P7 – Dual USB.....	18
8.9	P8 – Gigabit Ethernet.....	18
8.10	P9 – M.2 2282 NVMe.....	18
8.11	P10 – BNC AES Single Ended.....	18
8.12	P11 – XLR AES Balanced.....	18
8.13	P12 – DC Input.....	18
8.14	P13 – Expansion Power Connector.....	19
8.15	P14 –USB.....	19
8.16	P15 – I2S Over HDMI.....	19
8.17	U15 – Combo RCA/Opto Transmitter.....	20
8.18	D7, D8 – Speed LED's.....	20
8.19	SD1 – Micro-SD Card.....	20
9	Document Revisions.....	21
10	Errata.....	22
10.15	Overview.....	22

List of Figures

Figure 1	– CM4AES Block Diagram.....	6
Figure 2	– CM4AES Power, Simplified Block Diagram.....	13
Figure 3	– CM4AES Power Control Schematic.....	13
Figure 4	– CM4AES Connector Locations.....	16

1 WARRANTY

The enclosed product ("the Product") is warranted by Pi 2 Design for a period of one year for reasonable, individual home use, all as further described and defined below. This warranty runs solely to the individual purchasing the Product and is not transferable or assignable in any respect. This warranty is valid only for so long as the product is used intact as shipped from Pi 2 Design. Any attempt or effort to alter the Product, including but not limited to any attempt to solder, de-solder, unplug, replace, add or affix any part or component of or onto the Product, other than components specifically intended for the user to plug and unplug into appropriate sockets and/or Connectors to facilitate intended use and deployment, all as specifically described and authorized in this Product Hardware Reference Manual, shall void this warranty in all respects. Coverage under this warranty requires that the Product be used and stored at all times in conditions with proper electrostatic protection necessary and appropriate for a complex electronic device. These conditions include proper temperature, humidity, radiation, atmosphere and voltage (standard commercial environment, 0C to +70C, <60%RH). Any Product that has been modified without the express, prior written consent of Pi 2 Design is not covered by this warranty. The use or connection of any adapter or component with any device other than a Pi 2 Design Connector or adapter shall void this warranty and the warranty of all other components, parts and modules connected to the rest of the system. Pi 2 Design shall not be responsible for any damage to the Product as a result of a customer's use or application of circuitry not developed or approved by Pi 2 Design for use on or in connection with the Product.

This warranty does not cover defects caused by electrical or temperature fluctuations or from stress resulting from or caused by abuse, misuse or misapplication of the Product. Any evidence of tampering with the serial number on the Product shall immediately void this warranty. Notwithstanding anything to the contrary herein, Pi 2 Design expressly disclaims any implied warranty of merchantability or implied warranty of fitness for a particular purpose in connection with the manufacture or use of the Product.

2 OPERATING SPECIFICATIONS

2.1 CM4AES OPERATING SPECIFICATIONS

The CM4AES conforms to the following specifications:

Specification	Value
Dimensions	170mm x 120mm
Weight	~10g
Storage Temperature	-20C to +85C
Operating Temperature	0C to +70C
Humidity	0% to 95% RH, Non-Condensing
Input Voltage (VIN)	+19V to +28V
Power Consumption	3W Typical, 8W Maximum (not including SSD)

Table 1 – CM4AES Operating Specifications

3 OVERVIEW

3.1 INTRODUCTION

The CM4AES, designed and manufactured by Pi 2 Design, is a Compute Module 4 Carrier Board designed for Professional, Studio Grade, Digital Audio Streaming. The CM4AES converts the Compute Module 4 I2S Interface to High Definition Digital Audio Coax, OPTO and Balanced XLR. These multiple, simultaneously active digital audio outputs allow the CM4AES to optimally interface with virtually any High Performance DAC on the market.

The major features of the CM4AES are as follows:

- **COMPUTE MODULE 4** - This latest module from the Raspberry Pi Foundation provides 4 High Performance ARM Cores, Dual 4K HDMI Output, PCIe x1, Gigabit Ethernet and more.
- **M.2 2282 SSD** - A Standard M.2 Socket is provided for nVME Storage via the CM4 PCI Express x1 Link. The socket supports both “M” Key and “B” Key devices.
- **GIGABIT ETHERNET** - A standard RJ45 Provides the interface to the CM4 Gigabit Ethernet I/F.
- **DUAL EXTERNAL USB2.0** - This connector provides two USB2.0 Host Ports for mass storage, USB Peripherals, DAC Interface, etc.
- **INTERNAL USB** - A vertical USB2.0 Connector is provided to interface with LCD Touch Screens in an Internal LCD system.
- **EXTERNAL HDMI** - One 4K HDMI Connector allows access to CM4 HDMI Output 0.
- **INTERNAL HDMI** - A vertical HDMI connector allows access to CM4 HDMI Output 1.
- **AES TRANSMITTER** – The industry standard WM8804 converts the CM4 I2S stream to AES3/SPDIF formatted data at 24-Bit up to 192Khz Frame Rate
- **COAX OUTPUT** – A 1:1 Isolation Transformer provides Bit Perfect Impedance Controlled Coaxial Transmission of the Digital Audio Data
- **SPDIF OPTICAL OUTPUT** – Isolated Optical Transmitter Drives Consumer Level DAC's
- **BALANCED OUTPUT** – An RS-485 Transmitter coupled with a 1:1 Isolation Transformer allows the transmission of balanced audio data via the Professional Audio Standard XLR Connector
- **BUFFERED I2S OUTPUT** – Parallel Buffered I2S is available for direct short distance connection to off-board D/A. Perfect for DIY use! I2C for control is also provided as well as 5V Regulated and Input Voltage Rails.
- **DIFFERENTIAL I2S OUTPUT** – An LVDS Differential Transmitters is used to drive the I2S Bus over a standard HDMI Connector. The Pinout conforms to the PS Audio Standard.
- **HIGH RESOLUTION CLOCKS** – A pair of Ultra-Low Noise NDK NZ2520SDA oscillators allow the WM8804 to operate in non-PLL mode for the lowest possible noise.
- **ULTRA-LOW NOISE LDO's** – Separate Ultra-Low Noise LT3042 LDO's (0.9 uV noise and 80 dB PSRR) are used to supply the WM8804 Transmit Section and the NDK Clock's.
- **LOW NOISE PCB LAYOUT** – Constructed with 4-layer Split Ground PCB with noise reduction techniques refined from years of High-Speed Mixed-Signal Design work

3.2 BLOCK DIAGRAM

Refer to the following figure for a block diagram of the CM4AES.




Figure 1 – CM4AES Block Diagram

4 ON-BOARD DEVICES

4.1 OVERVIEW

The CM4AES interfaces to the CM4 via a pair of high density Hirose Connectors. This section describes in detail the devices located on the CM4AES.

4.2 COMPUTE MODULE 4

At the core of the CM4AES is the latest Raspberry Pi Compute Module 4. Designed for low-power embedded applications, this module runs the software required to perform the Digital Audio Player function as well as other applications. Key features of the CM4 (as used on the CM4AES) are as follows:

- Broadcom BCM2711, Quad core Cortex-A72 (ARM v8) 64-bit SoC @ 1.5GHz
- H.265 (HEVC) (4Kp60 decode), H.264 (1080p60 decode, 1080p30 encode)
- OpenGL ES 3.0 graphics
- 4GB or 8GB LPDDR4-3200 SDRAM
- 2.4 GHz, 5.0 GHz IEEE 802.11 b/g/n/ac wireless
- Bluetooth 5.0, BLE
- Gigabit Ethernet PHY supporting IEEE 1588
- PCIe 1-lane Host, Gen 2 (5Gbps)
- USB 2.0 port
- UART, I2C and I2S Peripheral Ports
- Dual HDMI 2.0 ports (up to 4Kp60 supported)
- 4-lane MIPI DSI display port
- SDIO 2.0

4.2 USB2504A USB HUB

The CM4AES uses the Microchip USB2504A to interface the CM4 with an external dual USB2.0 Connector and an internal, vertical USB2.0 Connector. The signals of the USB2504A and their use are described in the following table.

Signal	Connection	Description
USBD_N/P 0	CM4 USB_OTG	Upstream Host port from CM4
USBD_N/P 1	Unused	
USBD_N/P 2	P14	Internal Vertical USB Host Connector
USBD_N/P 3	P7 PORT A	Dual USB Host Connector, Lower Port
USBD_N/P 4	P7 PORT B	Dual USB Host Connector, Upper Port

Table 2 – USB2504A USB Hub Connections

4.3 WM8804 SPDIF TRANSMITTER

At the core of the CM4AES is the Cirrus Logic WM8804 AES Digital Audio Transmitter. This device interfaces to the Compute Module 4 via I2S and I2C. The signals used to interface with the WM8804 are shown in the following table.

WM8804 Signal	CM4 Signal	Description
MCLK	-	Unused
BCLK	BCLK	I2S Bit Clock Output to Pi
LRCLK	LRCLK	I2S Word Clock Output to Pi
SDIN	SDOUT	I2S Serial Audio Data Input from Pi
SCL	SCL	I2C Clock from Pi
SDA	SDA	I2C Data to/from Pi
XIN	GPIO6	0 = Select 22.5792Mhz Input Clock for 44.1Khz, 88.2Khz and 176.4Khz Frame Rates 1 = Select 24.576Mhz Input Clock for 48Khz, 92Khz and 192Khz Frame Rates
TXO	-	AES3/SPDIF encoded digital audio output

Table 3 – CM4 to WM8804 Connections

4.3.1 WM8804 SPDIF TRANSMITTER NOTES

1. The WM8804 is controlled using the I2C port. Refer to the WM8804 documentation and installed player software.
2. The CM4AES is designed to operate the WM8804 in Master mode. In this mode the WM8804 receives its master clock from XIN and drives MCLK (unused by the CM4), BCLK and LRCLK out. Serial Data in is received from CM4.

4.4 DUAL HIGH RESOLUTION NDK CLOCKS

A pair of NDK NZ2520SD Ultra-Low Noise clocks provide the critical timing signals for the WM8804. They are selected via Compute Module 4 GPIO6 (0 = 22.5792Mhz and 1 = 24.576Mhz).

4.5 RS-485 DIFFERENTIAL TRANSMITTER

An RS-485 Differential Transmitter accepts the SPDIF output from the WM8804 and

sends it as a balanced pair to the 1:1 Isolation Transformer and then to the XLR connector.

4.6 I2S PARALLEL BUFFER

A 4-Bit Buffer is used to drive the I2S signals (MCLK, BCKL, LRCLK and SDO) to the I2S Expansion Flex Connector. This device is designed to drive the I2S Bus short distances (<12 inches).

4.7 I2S DIFFERENTIAL DRIVER

A Quad Differential LVDS Driver takes the I2S Bus and converts each signal into a balanced differential signal. This is then connected to an HDMI connector. This device is designed to drive the I2S Bus up to 3 meters.

4.8 AUDIO DATA RATE LED'S

Two LED's provide visual indication of the selected Audio Data Rate, 48/96/192Khz (Yellow) and 44.1/88.2/176.4Khz (Red).

5 CM4 PORTS AND GPIO

5.1 OVERVIEW

The CM4AES uses a number of the Interface Ports and GPIO from the CM4 for control and status purposes.

5.2 COMPUTE MODULE 4 PORTS

Certain CM4 Port pins are hardwired and are always available when enabled. The usage for these ports on the CM4AES are listed below in the following table.

PORT/Signal(s)	CM4AES Use	Description
Ethernet	P8	RJ45 Ethernet Port
*LED_ACT	LED1	Green LED, CM4 Activity
*LED_PWR	LED2	Red LED, Power
Analog_IP0-1	Unused	
Camera_GPIO	Unused	
*EXT_RST	*RST	Reset Out to Peripherals
USB_P/N	USB2504A	USB Host to USB2504A Hub
USB_OTG_ID	USEL	Factory use only
CAM0-1	Unused	
DSIO	Unused	
DSI1	P5	DSI Interface for LCD Display
PCIe	P9	M.2 2282 NVMe Socket
HDMI0	P4	External HDMI Connector
HDMI1	P16	Internal, Vertical HDMI Connector
UART 1	P3	Serial Console

Table 4 – CM4 Ports and Usage

5.2.1 CM4 PORT NOTES

1. Ports marked unused are unavailable and not connected on the CM4AES.
2. USB_OTG is used for factory programming of CM4 eMMC. This is only used with CM4 modules that have built in eMMC. Non-eMMC modules use the SDIO port as the storage.

5.3 COMPUTE MODULE 4 GPIO

The CM4 provides a large number of General Purpose I/O (GPIO) pins. These pins also can be assigned to alternate functions as defined in the CM4 documentation. The usage of these pins (and alternate functions) on the CM4AES are described in the following table.

GPIO	DIR	AF	PUP PDN	CM4AES Usage	Description/Notes
0	I/O	I2C0	PUP	SDA0	Routed to P5 for DSI 0
1	I/O	I2C0	PUP	SCL0	Routed to P5 for DSI 0
2	I/O	I2C1	PUP	SDA	I2C Data for CM4AES and Expansion
3	I/O	I2C1	PUP	SCL	I2C Clock for CM4AES and Expansion
4	I/O			GPIO4	Routed to P1 Expansion Connector
5	I/O			GPIO5	Routed to P1 Expansion Connector
6	I/O			GPIO6	WM8804 Master Clock Select
7	-			unused	
8	-			unused	
9	-			unused	
10	-			unused	
11	-			unused	
12	-			unused	
13	-			unused	
14	OUT	UART1		TXD	Routed to P3 Header
15	IN	UART1		RXD	Routed to P3 Header
16	-			unused	
17	-			unused	
18	IN	I2S		BCLK	I2S Bit Clock from WM8804
19	IN	I2S		WCLK	I2S Word Clock from WM8804
20	-			unused	
21	OUT	I2S		SDOUT	I2S Serial Data to WM8804

GPIO	DIR	AF	PUP PDN	CM4AES Usage	Description/Notes
22	OUT		PUP	PHLD	Power Hold to Power Circuit
23	IN		PUP	*ROT_SW	Rotary Center Switch, Routed to P17
24	IN		PUP	*PSW	Power On Switch from Power Circuit
25	IN		PUP	ROT_CK	Rotary Clock Switch, Routed to P17
26	IN		PUP	ROT_DT	Rotary Data Switch, Routed to P17
27	I/O			GPIO27	Routed to P1 Expansion Connector

Table 5 – CM4 Port and GPIO Pin Assignments

5.3.1 CM4 GPIO NOTES

3. DIR is from the point of view of the CM4.
4. Alternate Function (AF) column indicates that the use of this pin requires the pin to be assigned to the named function as defined by the CM4 specifications.
5. PUP/PDN indicates if the GPIO should have its associated Pullup (PUP) or Pulldown (PDN) resistor enabled.
6. An asterisk '*' at the beginning of the name indicates a low true signal.

6 CM4AES POWER

6.1 OVERVIEW

The CM4AES is designed to be powered from an external +19V to +28V source. See the below block diagram for a simplified view of the CM4AES power.




Figure 2 – CM4AES Power, Simplified Block Diagram

1.1 POWER CONTROL

This circuit allows software to monitor and control the power state of the CM4AES. It uses two GPIO to perform the Power Hold and Power State functions. This circuit is compatible with the Volumio 503HTA Plug-In. Note that by default the circuit simply follows the state of the Pushbutton Power Switch.

This circuit is shown in the figure below.




Figure 3 – CM4AES Power Control Schematic

1.2 POWER STATUS

As part of the power control circuit, GPIO24 (*PSW) is used to sense the state of the Pushbutton Power Switch. A low indicates that the Power Switch is in the on position (depressed). When high it indicates that the user has placed the switch into the off position (non-depressed) thus opening the on/off switch. Note that for proper operation this circuit requires user software to program GPIO24 as an input with the internal pullup enabled.

1.3 POWER HOLD

GPIO22 (PHLD) allows the CM4 to hold the power on even after the user puts the Power Switch into the off position. After initialization, software can drive GPIO22 high, thus holding the power on regardless of the state of the on/off switch. Driving this low removes this hold condition. Note that for proper operation this requires user software to program GPIO24 as an output with the internal pullup disabled.

7 CM4AES SOFTWARE

7.1 OVERVIEW

Due to the various resources interfaced on the CM4AES, both internal and external to the CM4, it is necessary to initialize a large number of CPU registers and external devices before correct operation can begin. These values and their proper sequencing are beyond the scope of this document.

8 CONNECTOR LOCATIONS

8.1 OVERVIEW

This section provides the type, location, and pinout for the various connectors on the CM4AES.




Figure 4 – CM4AES Connector Locations

8.2 P1 – EXPANSION I/O CONNECTOR

P1 is an Amphenol HLW20S-2C7LF 20-Pin 1MM Pitch Flex connector. The Pinout for P1 is shown in the following table.

P1 PIN	Name	Description
1	MCLK	Buffered I2S Master Clock
2	GND	Ground
3	BCLK	Buffered I2S Bit Clock
4	GND	Ground
5	LRCLK	Buffered I2S Left/Right (Word) Clock
6	GND	Ground
7	SDO	Buffered I2S Data
8	GND	Ground
9	RSVD	Connected to CM4 GPIO20
10	*PSW	Power Enable – Low True
11	RSVD	Connected to CM4 GPIO27
12	*RST	Reset from CM4
13	RSVD	Connected to CM4 GPIO4
14	RSVD	Connected to CM4 GPIO5
15	GND	Ground
16	SCL	I2C Clock
17	SDA	I2C Data
18	*ALED	Connected to CM4 Activity LED Signal
19	*PLED	Connected to CM4 Power LED Signal
20	GND	Ground

Table 6 – Expansion I/O Connector Pinout

8.3 P2 – MICRO-USB, FACTORY USE ONLY

P2 is a standard USB2.0 Micro-B connector and conforms to the industry standard USB2.0 Pinout. It is connected to the CM4 USB OTG Port via a 2:1 switch. It is provided to allow programming of CM4 modules with built-in eMMC. It is not used for modules that have no eMMC.

8.4 P3 – CONSOLE UART, FACTORY USE ONLY

P3 is a 3x1 2.54mm pitch, single row connector It is connected to CM4 UART 1. Pinout is: Pin1 - TXD (GPIO14); Pin 2 – RXD (GPIO15); and Pin 3 – GND. Note these are TTL level and have no ESD protection.

8.5 P4 – HDMI

P4 is a standard right angle HDMI female connector and conforms to the industry standard HDMI Pinout. It is connected to CM4 HDMI Port 0.

8.6 P5 – DSI

P4 is an Amphenol HLW20S-2C7LF 20-Pin 1MM Pitch Flex connector and conforms to the CM4 DSI Pinout. It is connected to CM4 DSI Port 1.

8.7 P6 – 5V HEADER, FACTORY USE ONLY

P6 is a 2x1 2.54mm pitch, single row connector It is connected to the on-board +5V Switch Supply. Pinout is: Pin1 - +5V; Pin 2 – GND.

8.8 P7 – DUAL USB

P7 is a standard Dual USB2.0 Host connector and conforms to the industry standard USB2.0 Pinout. It is connected to the USB2504A USB Hub, Ports 3 (top) and 4 (bottom).

8.9 P8 – GIGABIT ETHERNET

P8 is a standard RJ45 and conforms to the industry Pinout. It is connected to the CM4 Ethernet Port.

8.10 P9 – M.2 2282 NVME

P9 is an industry standard M.2 Connector. The supported NVMe modules are 2282 (22mm x 82mm), “M” or “B” keyed. It is connected to the CM4 PCIe Port.

8.11 P10 – BNC AES SINGLE ENDED

P10 is a right-angle BNC Female. This 75-ohm connector carries the single ended AES Digital Audio output.

8.12 P11 – XLR AES BALANCED

P3 is a 3-Pin XLR Connector. This 100-ohm connector carries the Balanced AES Digital Audio output.

8.13 P12 – DC INPUT

P12 is a 2x1 2.54mm pitch, JST B2B-XH-A shrouded connector. It is connected to the Input Power Circuit.

8.14 P13 – EXPANSION POWER CONNECTOR

P13 is an Amphenol HLW16S-2C7LF 16-Pin 1MM Pitch Flex connector. The Pinout for P13 is shown in the following table.

P1 PIN	Name	Description
1	GND	Ground
2	VCC3	+3.3V from On-Board Switching Supply
3	GND	Ground
4	VCC3	+3.3V from On-Board Switching Supply
5	GND	Ground
6	VCC3	+3.3V from On-Board Switching Supply
7	GND	Ground
8	VIN	+19V to +28V Input from Input Power Circuit
9	GND	Ground
10	VIN	+19V to +28V Input from Input Power Circuit
11	GND	Ground
12	VCC5	+5V from On-Board Switching Supply
13	GND	Ground
14	VCC5	+5V from On-Board Switching Supply
15	GND	Ground
16	VCC5	+5V from On-Board Switching Supply

Table 7 – Expansion Power Connector Pinout

8.15 P14 –USB

P14 is a standard Vertical, USB2.0 Host connector and conforms to the industry standard USB2.0 Pinout. It is connected to the USB2504A USB Hub, Port 3.

8.16 P15 – I2S OVER HDMI

P4 is a standard HDMI Female connector that carries the Differential I2S signal. Pinout conforms to the PS Audio standards. The Pinout for P4 is shown in the following table.

P15 PIN	Name	Description
---------	------	-------------

P15 PIN	Name	Description
1	SDO+	I2S Data Plus
2	GND	Ground
3	SDO-	I2S Data Minus
4	BCK+	I2S Bit Clock Plus
5	GND	Ground
6	BCK-	I2S Bit Clock Minus
7	LRCLK+	I2S Left/Right Clock Plus
8	GND	Ground
9	LRCLK-	I2S Left/Right Clock Minus
10	MCLK+	I2S Master Clock Plus
11	GND	Ground
12	MCLK-	I2S Master Clock Minus
13	NC	No Connect
14	NC	No Connect
15	W1	Pulled low unless W1 Pin 1-2 Jumper In
16	W1	Pulled low unless W1 Pin 2-3 Jumper In
17	GND	Ground
18	W1	No Connect unless W1 Pin 1-2 Jumper In
19	NC	No Connect

Table 8 – I2S Over HDMI Pinout

8.17 U15 – COMBO RCA/OPTO TRANSMITTER

U15 is a Cliff OTJ6 that contains the RCA for AES COAX digital audio output and a Toslink Transmitter for SPDIF and Optical Digital Audio output.

8.18 D7, D8 – SPEED LED'S

D7 and D8 are Yellow LED's Indicating either 48Khz/96Khz/192Khz Clock Base (D8) or 44.1Khz/88.2Khz/176.4Khz Clock Base (D7).

8.19 SD1 – MICRO-SD CARD

SD1 is a standard Micro-SD Socket and conforms to the industry standard Pinout. It is connected to the CM4 SDIO Port. Non-eMMC modules will boot from this card.

9 DOCUMENT REVISIONS

Date	Revision	Change
10/09/2021	P0.1	Preliminary Release

Table 9 – Document Revisions

10 ERRATA

10.15 OVERVIEW

There are currently no known errata for the CM4AES Rev. P6.